

IN THE CLAIMS:

We claim:

1 1. A hybrid substrate comprising:
2 a substrate having a plurality of pockets patterned thereon; and
3 at least two different materials provided within a respective pocket of the plurality of
4 pockets.

1 2. The hybrid substrate according to Claim 1, wherein the at least two different
2 materials are approximately co-planar with a top surface of the substrate.

1 3. The hybrid substrate according to Claim 1, wherein the at least two different
2 materials are bonded to the substrate.

1 4. The hybrid substrate according to Claim 1, wherein each of the at least two
2 different materials is selected from the group consisting of GaAs, InP, silicon wafer, GaN-
3 based high-electron mobility transistors (HEMTs), and optoelectronic devices.

1 5. The hybrid substrate according to Claim 1, wherein the substrate is selected
2 from the group consisting of AlN, quartz, glass, ceramic, CVD diamond, and sapphire.

1 6. The hybrid substrate according to Claim 1, wherein the substrate is a high
2 thermal conductive substrate.

1 7. The hybrid substrate according to Claim 1, wherein each of the plurality of
2 pockets has a greater surface area than a cross-section surface area of the at least two
3 different materials.

8. A method for fabricating a hybrid substrate comprising the steps of:
patterning a substrate with a plurality of pockets; and
providing a material within each of the plurality of pockets, wherein at least two
materials provided within two respective pockets of the plurality of pockets are different.

9. The method according to Claim 8, further comprising the step of planarizing
the materials provided within each of the plurality of pockets, such that a top surface of the
materials is approximately co-planar with a top surface of the substrate.

10. The method according to Claim 9, wherein the planarizing step includes a
chem-mech polishing step.

11. The method according to Claim 8, further comprising the step of providing a
thermal conductivity layer between the substrate and the material provided within each of the
plurality of pockets.

12. The method according to Claim 10, wherein the thermal conductivity layer is
a CVD diamond layer.

13. The method according to Claim 8, further comprising the step of providing a
layer of oxide over the material provided within each of the plurality of pockets.

14. The method according to Claim 13, wherein the layer of oxide is a layer of
CVD oxide.

15. The method according to Claim 8, further comprising the step of providing an
oxide on at least one surface of each material before the step of providing the material within
each of the plurality of pockets.

16. The method according to Claim 8, further comprising the step of annealing to
adhere the material provided within each of the plurality of pockets to the substrate.

1 17. The method according to Claim 8, further comprising the step of preparing the
2 material provided within each of the plurality of pockets with the blister separation method.

1 18. The method according to Claim 8, further comprising the step of applying
2 interconnect structures between the materials provided within the plurality of pockets.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100